INTRODUCTION
Electronic embedded systems (EESs) with an embedded intelligent unit in a structure (usually in the form of a microcontroller), are widely used in many branches of industry, technology and science. The dominant group of EESs are mixed-signal systems. A common fact of these systems is the presence of analog circuits, since there always must be an interface to the real world. Mixed-signal EESs bring new challenges to the test problem of the analog circuits and blocks, because there is lack of general test methods and strategies.
The main direction of development of testing analog circuits in EESs is the built-in self-test (BIST) technique. In last years many specific solutions of BISTs dedicated for concrete circuits have been reported: oscillation-based BIST (OBIST) [1] , digital reuse [2] , histogram based [3] , [4] dedicated for fully-differential stages [5] , [6] ,  BIST [7] , [8] and ADC BIST for AD converters. The common feature of these solutions is hardware excess, i.e. the necessity to build an overhead hardware into the EES's structure, which introduces additional costs.
One promising solution to reduce the hardware overhead and testing costs is reuse of signal blocks already present in the EES (such as processors and memories) for a BIST creation. The new generations of microcontrollers (e.g. AT91SAM, ADuC814) have hardware resources (ADCs, DACs, timers, counters, analog comparators) that allow to generate stimulating signals and to measure responses of a circuit under test (CUT), as well as the computing power to realize of testing procedures. Therefore, the hardware and software resources of modern microcontrollers are sufficient for creation of microBISTs (µBISTs). These resources are sufficient, but simultaneously they are rather modest, thus special signals and procedures adequate to microcontroller resources must be used.
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The novelty of the solution presented in this paper is the extended functionality of the µBIST, including both functional and diagnostic testing. In the proposed solution (named the integrated, two-functional µBIST) for functional testing, complementary signals and for fault diagnosis SBT (simulation before test) techniques have been used.
The paper is organized as follows: Section II presents the CS method for functional testing. Section III describes a vocabulary SBT technique for diagnostic testing. Section IV presents an experimental realization of the integrated twofunctional µBIST and its verification in an exemplary EES.
DESCRIPTION AND INVESTIGATION OF THE CS METHOD FOR FUNCTIONAL TESTING
The essence of this method is stimulation of the CUT by a special shape-designed CS signal, whose parameters are matched to poles of the CUT's transfer function. Two kinds of CS signals has been investigated in [14] : iparameters CS (with variable impulse amplitude i) and Tiparameters CS (with variable impulse width Ti).
A typical example of Ti-parameters CS signal is shown in Figure 1a . The testing principle is explained in Figure 1b . The first impulse of the CS signal drives the CUT into an initial state yT0(t), whereas the remaining impulses yT1(t), yT2(t) compensate it, in the manner shown in the figure, that the CUT response y(te) reaches a zero state at the signal end time te. Such situation takes place when the CUT is in its nominal state. In a faulty state, when transfer function poles are deviating from nominal values, the CUT response after the end of stimulation is not compensated (y(te)≠0). The sample value of the CUT response y(te) depends on deviation of transfer function parameters from the nominal state. So, it can be used for functional testing of the CUT transfer function.
The CS method has been widely investigated, at first via simulations and then via physical experiments, on the example of testing of a 4 th order Butterworth low-pass filter (LPF). The structure of the filter, as well as nominal functional parameters and component values are shown in Figure 2 . The filter was composed with two BiQuad sections realized on the integrated circuit UAF42. The transfer function of the 4 th order Butterworth LPF is described by the following formula:
where: n1, n2 are filter cut-off angular frequencies, Q1, Q2 In [14] the metrological properties of the i-parameters and Ti-parameters CSs have been widely investigated and compared. The following conclusions should be emphasized: -both signals have similar sensitivities to deviations of CUT functional parameters, -more predestined for application in the µBIST are Ti-parameters CSs. They are shorter, easier to generate using microcontroller resources and can be optimized to the CUT structure by matching the width of the 1 st impulse. The most useful is a unipolar Ti-parameter CS. Generally, we can conclude that unipolar Ti-parameters CSs signals are suitable for application in a µBIST for functional testing of analog circuits and blocks in EESs, which appears as the first function of an integrated µBIST. The CS method might be useful in the low frequency range, up to about 10 kHz.
DESCRIPTION AND INVESTIGATION OF THE SBT DIAGNOSTIC METHOD
For diagnostic testing of analog circuits in the EESs, which appears as the second function of an integrated µBIST, the vocabulary SBT method has been chosen, with graphical fault signatures in the form of identification curves in multidimensional measurement spaces.
Such a form of the fault vocabulary has two advantages: -identification curves can be scaled, thus they make fault localization and also identification possible, -it is possible to introduce an additional distinctive feature of the measurement signal to increase the dimension of the measurement space, and in consequence rarefying curves in the space. In result it enables to increase distinctivity of fault localization and to decrease the fault masking effect of parameter tolerances. We investigated this method using a 2D and 3D measurement space based on the samples u1(t1), u2(t2),..., uk(tk) of a CUT output response at properly chosen time moments, taking into account 2 cases: toleranceless CUTs and CUTs with real tolerances of elements.
At first, for simplification we explain this method on the example of fault diagnosis of the 2 nd order Butterworth LPF (Figure 4) , without taking into account tolerances.
For the filter, on the basis of 2 or 3 samples of its output response to a single square-impulse stimulation, we can obtain the fault vocabulary in the form of a family of identification curves on a plane (for 2 samples u1(t1), u2(t2)) or in 3D space (for 3 samples u1(t1), u2(t2), u3(t3)) as shown in Figure 5 , for wide a range of parameters change: 0.1pinompi10pinom.
In practice, the soft faults are diagnosed in narrower ranges: 50% (0.5pinompi1.5pinom) or even 25%. The family of scaled identification curves in the range 50% is shown in Figure 6 . In this range, as it is seen, the curves are smooth and easy to point interpolation. For such fault signature classification a simple conventional point distance classifier can be used. The required memory size for a fault vocabulary is moderate. For example, in case of a fault vocabulary in 3D space with 10 identification curves and 50 interpolation points for each, the memory size is about 3750 bytes.
The toleranceless version of the SBT method can be useful for fault diagnosis of circuits with small parameter tolerances <0.5%. It seems to be of little use in practice.
In practice, analog circuits have higher tolerances (in real circuits 2%-5%), which cause dispersion of identification curves in the measurement space. The dispersed curves form in the 2D space a kind of identification belts, and in the 3D space they form the identification snakes as shown in Figure 7 . Such families can be obtained from simulations using the Monte Carlo method. Identification belts and snakes in the general case have variable cross sections, but for moderate CUT's tolerances (2%) they can be assumed constant.
The identification belts and snakes can be used for soft fault diagnosis, but their more sophisticated description as graphic signatures in the fault vocabulary is needed. An appropriate classifier fitted to these signatures must be used.
For modeling of the identification belts and snakes and description in a vocabulary, we have used models shown in Figure 8 , for 2D and 3D spaces. The belts are modeled by the set of circles with radius of  around the interpolation points Pi of the nominal identification curve. The sets of spheres around the interpolation points, with radius of , model the identification snakes. They are described by two factors: co-ordinates of interpolating points of the nominal identification curve, and the scaling factor , which characterizes the dispersion of the curve in these points.
Different versions of the method were investigated, but for implementation in the µBIST based on the ADuC814 microcontroller, we have used the 3D version of the method with the following assumptions: all identification snakes have a constant scaling factor  = 2, where  is the standard deviation and the distance between interpolation points Pi is 1.5 = 3.
The confidence coefficient  depends on the distance between adjacent interpolation points Pi. For a distance equal to 3, based on the drawing in Figure 9 that shows a piece of the identification belt model in 2D space, the value of the confidence coefficient  has been estimated as  =0.954-0.0350.92 [14] . This value is sufficient for using this model in practice.
The testing procedure is simple and based on sequential checking of the distance between the measurement point Pm and the interpolating points Pi of identification curves with the use of a conventional point distance classifier.
Description of the identification snakes in the 3D fault vocabulary (using co-ordinates of interpolation points Pi and scaling factor ) for the CUT with 10 elements requires 3000 bytes, for a fault range of 50% In a testing procedure, 9 operations must be performed for the checking of each interpolating point Pi of the identification curve in the fault vocabulary. Thus, about 5000 operations are required for testing a 10 element CUT. It can easily be realized in an acceptable time of <0.1 seconds.
Based on simulation investigations, we can conclude that the real tolerance version of the SBT method can be easily realized in the ADuC814 microcontroller, but it needs experimental verification in a physically realized µBIST. 
EXPERIMENTAL REALIZATION AND VERIFICATION OF AN INTEGRATED TWO-FUNCTION µBIST
On the basis of hardware and software resources of the Analog Devices microcontroller ADuC814, an integrated µBIST for functional and fault diagnostic testing of analog circuits in the EESs has been physically realized and investigated in an experimental embedded system. The structure of the µBIST is shown in Figure 10 and its circuit diagram is shown in Figure 11 . Almost all additional elements surrounding the ADuC814 chip are present in each EES and they are necessary for proper functioning of the microcontroller. The microcontroller was programmed with software realizing two testing procedures of functional testing (using unipolar Ti-parameter CS signals) and the diagnostic testing using the SBT method, in a 3D version.
The µBIST was investigated experimentally, on the basis of physical testing of some real analog circuits, mainly filters. Different variants of the CS method for functional testing and the SBT method for fault diagnosis have been experimentally investigated. Various deviations of Qi, n parameters and values of soft faults for each pi element were physically entered to real CUTs. The experimental results were compared with simulation ones. For the CS method of functional testing a comparison between experimental and simulation results is shown in Figure 12 . In simulation and experimental investigations the same CS signal level of 1 V has been used. Figure 12 shows experimental (blue curve) and simulated (red curve) plots: y(te)=f(Q1/Q1) and y(te)=f(Q2/Q2) concerning dependences of the CUT response signal on Q1 and Q2 deviations. Analogous plots of y(te)=f(n1/n1) and y(te)=f(n2/n2), concerning deviations of n1 and n2, are shown in Figure 13 .
As it is seen in both figures, experimental results are very close to the simulated ones. Experimental and simulated plots have the same shapes and they are very close, especially in the range of ±10% deviations. Higher differences out of this range do not matter in practice, because relations CUT response -parameter deviations can be modeled on the basis of experimental data.
In simulations and experimental investigations of this method, CS signals with a level of 1 V have been used. For such signals the threshold level of functional testing is on the level of a few percent for Qi/Qi and ni/ni deviations. In practice CUT stimulation with higher level of CS, up to 5 V, can be used. It enables to obtain a lower threshold level for both parameter deviations Qi/Qi and ni/ni, below 1%.
The convergence of the simulation and experimental results confirms the previous conclusions from simulation investigations. The method can be used in a frequency range up to 10 kHz.
For the SBT method of fault diagnostics the 2 nd order LPF shown in Figure 4 was experimentally investigated. Figure  14 shows the results of the investigations (in the form of crosses) in comparison with simulated identification curves.
As it is seen, in this case the experimental results and simulated curves are very close in a wide investigated range 0.1pinompi10pinom.. This example and other investigations presented in [14] confirm the usefulness of this SBT diagnostic method for application in a µBIST. It can be utilized for fault localization in analog circuits with a moderate number of components of about 10, like: filters, equivalent circuits of signal transmission lines or nonelectrical objects (e.g. sensors) modeled in the form of multi-element two-terminals or two-ports. The method makes localization of single soft faults and ambiguity groups possible as well as detection of multiple faults.
On the basis of both above methods of functional and diagnostic testing, the final version of the two-functional µBIST has been programmed in the microcontroller ADuC814. In both methods unipolar input signals with an extended impulse level of 5 V have been used. Some µBIST properties are given below:
-Threshold level for functional testing deviations Qi/Qi is 1% and for deviations ni/ni is about 0.8%. -Mean functional testing time of the 4 th order LPF is about 90 ms. Mean time of diagnostic testing of the same filter is about 600 ms.
-The required microcontroller memory size for functional testing is 476 bytes and for diagnostic testing it is 2469 bytes (total 2945 bytes).
There are many possibilities of improving the µBIST, mainly by using more advanced 16-or 32-bit microcontrollers and a neural network classifier of fault signatures. Recently, a neural classifier with two-central basis functions has been elaborated and reported in [16] . It is well suited to application in BISTs. We are going to implement this classifier in the new version of the integrated BIST.
CONCLUSIONS
In this paper the new concept, methodology and solution of an integrated, two-functional BIST, dedicated to testing of analog parts of electronic embedded systems, have been presented. The BIST integrates two functions: functional testing and fault diagnosis on the level of localization of soft faulty component. The BIST has been constructed on the basis of reusing a microcontroller and other blocks already present in each EES. We showed that contemporary microcontrollers, like the ADuC814, have sufficient hardware and software resources to design BISTs for functional and diagnostic testing of linear analog circuits in the low frequency range (0.1 Hz -10 kHz) such as: filters, signal transmission paths or some non-electrical objects (e.g. sensors) modeled by electrical schemes. There are perspectives of further improvement of the presented BIST, using 16-or 32-bit microcontrollers and a neural classifier.
